Novel Hardware Design Variation through Feature-Oriented Programming

Justin Deters

Washington University in St. Louis *j.deters@wustl.edu*

Supported under NSF CISE award CNS-1763503 Performant Architecturally Diverse Systems via Aspect-oriented Programming

Traditional HDLs

- Hardware designers have to contend with low level structures in Hardware Description Languages (HDLs).
- Hardware designs tend to be monolithic with little flexibility.

```
module OneBitAdder(
    input io_a,
    input io_b,
    input io_carryIn,
    output io_carryOut
    ;
    wire p = io_a ^ io_b;
    wire g = io_a & io_b;
    wire p_c = io_carryIn & p;
    assign io_sum = p ^ io_carryIn;
    assign io_carryOut = g | p_c;
    endmodule
```

- Tedious and error prone to explore design spaces and optimize.
- We demonstrate this with a hardware adder.

Traditional Adder Designs



Space

Extending Design Space



Our Approach

1-Bit Adder

- Why not isolate the carry implementation as a feature?
- Excellent candidate for aspect oriented programming.

1-Bit Adder

• Aspects capture implementation information and where it should exist.



1-Bit Adder

1-Bit Adder

Contribution I

- We use AOP to implement primary functionality of the carry design.
- Implemented in Chisel using their AOP library.
- Nothing is hardcoded, thus refactoring is easy.

```
1 InjectingAspect(
     {top: Adder => top.adders}.
     {adder: OneBitAdder with CLIO =>
       val g = adder.a & adder.b
       adder.pOut := adder.p
       adder.gOut := g
   InjectingAspect(
      {top: Adder => Seq(top)}.
     {adder: Adder =>
       val cLModule = Module(new cLGenerator(bitWidth))
       for(i <- 0 until bitWidth){</pre>
         cLModule.pln(i) := adder.adders(i).pOut
         cLdModule.gln(i) := adder.adders(i).gOut
       for(i <- 1 until bitWidth){</pre>
           adder.adders(i).carryIn := cLModule.cOut(i-1)
       adder sums last ·= cldModule cOut last
24
```



- Built hybrid designs out of our building blocks.
- Two sets of one-bit adders with carry-lookahead applied.
- Each subset can be treated like building blocks.
- Apply ripple-carry between both of the subadders.
- Our approach gets us to the intermediate design space!

Hybrid Design Area



Hybrid Design Delay



J. Deters, R. Cytron, "Performance Counter Design Variation in Rocket Chip via Feature-Oriented Programming", Fifth Workshop on Computer Architecture Research with RISC-V (CARRV), 2021.

- Chose what events are provides and when events are counted.
- Directly manipulate ASTs of Scala to apply features.
- Provide a aspect-oriented DSL to capture features.

